Onkyo TXSR 8350 Service Manual

Page 1

TX-SR503/503E/8350

Ref. No. 3863

ONKYO SERVICE MANUAL °42°°5

AV RECEIVER

MODEL TX-SR503
MODEL TX-SR503E
MODEL TX-SR8350

ammo

E 02%;

TX-SR503 Black and Silver and Golden models

RC-607M

B MDD, B MDC, S MDC 120V AC, 60Hz

B MPA, S MPA 230-240V AC, 50Hz

B MWT, S MWT, G MWT 120V/220-230V AC, SO/OOHZ
G MGR, G MGQ, G MGK 220-230V AC, 50/60Hz

TX-SR503E Black and Silver models

l B MPP, s MPP |23o-240v AC, 50Hz
TX-SR8350 Golden model

GMGR

|220-230v AC, 50/60Hz

SAFETY-RELATED COMPONENT
WARNING! !

COMPONENTS IDENTIFIED BY MARK A ()N THE
SCHEMATIC DIAGRAM AND IN THE PARTS LIST ARE
CRITICAL FOR RISK OF FIRE AND ELECTRIC SHOCK.
REPLACE THESE COMPONENTS WITH ()NKYO
PARTS WHOSE PART NUMBERS APPEAR AS SHOWN
IN THIS MANUAL.

MAKE LEAKAGE-CURRENT ()R RESISTANCE
MEASUREMENTS TO DETERMINE THAT EXPOSED
PARTS ARE ACCEPTABLY INSULATED FROM THE
SUPPLY CIRCUIT BEFORE RETURNING THE
APPLIANCE TO THE CUSTOMER.

ONKYO.

IMAGINATIVE SIGHT & SOUND

Page 52

A l B
PRINTED CIRCUIT BOARD VIEWS-7

m AMPLIFIER PC BOARD
(NAAF-8523)

TX-SR503/503E/ 35

Soldering side 0 O O O O O O O O O
8 g 2 a a 2
0 OD gED] gE D] 5E D] gE gm] gm
0 O O O O O O O O O O O O O 00 O O O O O O O O
m: R5504
I EEEW EB E E fifi EE -
o o o o l, a o -
a a c o E
q R5541 am g 0 05 -
05512155an 000000 0 \ § T 0
" R5515R551 .
O O o o o :3: E3? R5555 n55; -��325;
E N CSSVS (:55 5 555?
O 00 o oo Ooooocsm :3 m;
0 O o o o o 0 0mm R505 0 M E3 0 o o
R5545 RSSOE R5597 m o o 0
05505 cm R55 m; a),
cssm gm
0 a;
D O O 0 O
o m
m 0
0 § an 51
o
o o 0E o o o 0 g
° ° 3 °EB330 [
0 a,
° 0 O O o o O O 1
o 000 m m[
o o 0 OO 0 0 0 g
o o o m
000 0 o v
o o g 0 n o E
o , o o g
0 O o ,
0 o 0 0 055m 20 o o E[
0 o o 0 \II o 0 0 )7[
o , w
0 O o O 0 R5317 o o o o o g; §E|
o 0 0 o 0 ° 0 o o o 0E
o 0 ° ° I:
D O O O
is E o o 0 0 a
gj-_§ O O O o 0 egg
0 El Do 0 ° am
0 - 5 o 0 000000 0 o a
o 0 o o o 0 0 II
0 o o o o o 1,
° Rému g
o o o o A
0 El n on
ES 32
g 0 oo o c EEO :: ° 0 0 o;
o o )7 o o
a O 0W o o
A:
o r 0 0
° 0 0 L] O 0 m D o a
o 0 V 5
o
o D o 0 0 fl 0 o
0 1 o o 0 \J 1
o o O L o a E
o o o o 0 V
O 000 000 000 000 O
O 0
° 0 oo o o O 0
0 g 000° 0 0 00 0 0000000000
0 0A 0 :7 o
o o o 00 g 9 o O 0 o
o O EE§ 0 § 0 o o o O
a N A
° OH O 7 fl \ F
0 o /
0 flow 0 :37 No Q Q v J3»
D o? IIIIII 1 mm o O ;§93§
o M R5555 R5655 0511):
o o o o o o o
0
mm cameo cocoa 0 :I 00000 0 (
\JL) 0 D
o o o
N a o 0000 0 o 0000 O O coco O O
L/ 0 o co 0 0 o oo o 0 o co 0 0 o
o o o o o o o o
00 0 00000 0 00000 0 00000 c
O o o o o o o o o o o o o
o o o o o o o o o o o o o
O O O D O O O 00000 D O O O O O 00000 O O O O O C 00000 O O O O
O O O O O O O O O O O O O O 0 O O
O 0 O O 00000 O O O O 00000 O O O O 00000 O O
O o o o 0
o o o a 0 Q
o o o o /\ o o
o o
o o o O O O V o o o
O \ O O O O O O O
O O
o J o 0 o o
o o o o o o o o o o o o o o o o o
o o o o o o o o o o o o o o
O O O O O O O O 0 O O O O O
O o o o o o o o o o o o o o
o o 0 o o o o o
0 O O

Page 69

TX-SR503/503E/8 0

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-9
0201: CS494003CQZ (Mum-Standard Audio Decoder)-8I11

HDATAO, GPIOO

In parallel host mode, these pins provide a bidirectional data bus. These pins can also act as
general purpose input or output pins that can be individually configured and controlled by
DSPC. These pins have an internal pull-up. BlDlFtECT/ONAL - Default: INPUT

A0, GPIO13 --- Host Parallel Address Bit 0, General Purpose IIO

In parallel host mode, this pin serves as the LS Bit of a two bit address input used to select
one of four parallel registers. This pin can act as a general-purpose input or output that can be
individually configured and controlled by DSPC. BlDlFiECT/ONAL - Default: INPUT

A1, GPIO12 --- Host Address Bit 1, General Purpose IIO

In parallel host mode, this pin serves as the MS Bit of a two bit address input used to select
one of four parallel registers. This pin can act as a general-purpose input or output that can be
individually configured and controlled by DSPC. BID/HECTIONAL - Default: INPUT

W, Ft/W, GPIO11 Host Parallel Output Enable, Host Parallel R/W, General Purpose l/O

In parallel host mode, this pin serves as the active»low data bus enable input. In Motorola
parallel host mode, this pin serves as the read-highlwhite-Iow control input signal. This pin can
act as a general-purpose input or output that can be individually configured and controlled by
DSPC. This pin has an internal pull-up. BID/HECTIONAL » Default: INPUT

WR, DS, GPI010 --- Host Write Strobe, Host Data Strobe, General Purpose IIO

In Intel parallel host mode, this pin serves as the active-low data bus enable input. In Motorola
parallel host mode, this pin serves as the read-highlwrite-low control input signal. In serial host
mode, this pin can serve as a general purpose input or output bit. This pin can act as a
general-purpose input or output that can be individually configured and controlled by DSPC.
This pin has an internal pull-up.

BID/RECTIONAL - Default: INPUT

(E, GP|09 Host Parallel Chip Select, General Purpose IIO

In parallel host mode, this pin serves as the active»low chip-select input signal. This pin can
act as a general-purpose input or output that can be individually configured and controlled by
DSPC. This pin has an internal pull-up. BlDlFtECT/ONAL - Default: INPUT

HINBSY, GPIO8 Input host Message Status, General Purpose IIO

This pin is indicates that serial or parallel communication data written to the DSP has not been
read yet. This pin can act as a general-purpose input or output that can be individually
configured and controlled by DSPC. This pin has an internal pull»up. BID/RECTIONAL
Default: OUTPUT

SD_DATA15, EXTA18 --- SDRAM Data Bus, SFtAM External Address Bus
SD_DATA14, EXTA17
SD_DATA13, EXTA16
SD_DATA12, EXTA15
SD_DATA1 1 , EXTA14
SD_DATA10, EXTA13